

Fig. 1A

2/37




Fig. 1B

3/37






Fig. 2

4/37



302




Fig. 3

Fig. 4

Fig. 5A




Fig. 5B

6/37




Fig. 6A

Fig. 6B

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

1	0	0	PS	S'	SX	SX	VSSA	DA	Sub-op	1	Pred	PL	Sx1	Sy1	Rnd	S'	S'	0	SA	DA	abs	0	0
									Nop	0	0	0											
								Add	0	0	1												
								Add	0	1	0												
								Sub	0	1	1												
								Sub	1	0	0												
								Sub	1	0	0												
								Min	1	0	1												
								Min	1	1	0												
								Max	1	1	1												

L1 L1 L1 L1 L1 Gx Gx Gx

Fig. 6C

7/37

$$\begin{aligned}
 da &= +/-sx*sy \\
 da &= +/--(sx*sa) + sa \\
 da &= +/--(sx*sa) + sy \\
 da &= +/--(sx*sy) - sa \\
 da &= +/--(sx*sa) - sy \\
 da &= \min(+/-sx*sy, sa) \\
 da &= \min(+/-sx*sa, sy) \\
 da &= \max(+/-sx*sy, sa)
 \end{aligned}$$

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	Add											
1	0	0	PS	S'	SX	SX				SY		MISSADA	0	1	0						Sub										

$$\begin{aligned}
 da &= +/--(mx*sa) + my \\
 da &= +/--(mx*sa) - my \\
 da &= \min(+/-mx*sa, my)
 \end{aligned}$$

Fig. 6D

8/37

20-bit ISA

39	19
0	0
0	1
1	0
1	1

- | | |
|-----------------|-----------------------|
| 20-bit parallel | Control II Control |
| 20-bit serial | Control # Control |
| 40-bit extended | DSP extensions/Shadow |
| 20-bit serial | DSP # DSP |

DSP Instructions

39	38	37	36	35	35	33	32	31	30	29	28	27	26	25	24	23	22	21	20
----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

Multiply

1	0	0	PS	S*	SX	SY	V/S	SA	DA	Sub-op	
					da = sx*sy					0	0 0
					da = (sx*sy) + sa					0	0 1
					da = (sx*sa)+ sy					0	1 0
					da = (sx*sy) - sa					0	1 1
					da = (sx*sa) - sy					1	0 0
					da = min(sx*sy,sa)					1	0 1
					da = min(sx*sa,sy)					1	1 0
					da = min(sx*sy,sa)					1	1 1

Add

1	0	1	PS	+/-	SX	SY	V/S	SA	DA	Sub-op	
					da = sx+sy					0	0 0
					da = sx+sy+sa					0	0 1
					da = sx+sy;sa=sx-sy;					0	1 0
					da = (sx+ sy)*sa					0	1 1
					da = (sx+sy)*sa					1	0 0
					da = min(sx+sy,sa)					1	0 1
					da = max(sx+sy,sa)					1	1 0
					da = ssum(sa) (sx,sy unused)					1	1 1

Extremum

1	1	0	PS	X/N	SX	SY	V/S	SA	DA	Sub-op	
					da = ext(sx,sy)					0	0 0
					da = ext(sx,sy,sa)					0	0 1
					da = ext(sx,sa) *sy					0	1 0
					da = -ext(sx,sa) *sy					0	1 1
					da = ext(sx,sa) + sy					1	0 0
					da = ext(sx,sa) - sy					1	0 1
					ext(sa,da)?t = sx,tr = sy,lcs = lc					1	1 0

type-match

1	1	0	PS	0	SX	SY	x	x	x	1	1	1
---	---	---	----	---	----	----	---	---	---	---	---	---

Permute

1	1	0	PS	1	SX	Type	x	ereg	1	1	1	
---	---	---	----	---	----	------	---	------	---	---	---	--

Reserved

1	1	1	PS	x	SX	SY	SA	DA	V/S	Sub-op	
---	---	---	----	---	----	----	----	----	-----	--------	--

Fig. 6E(1)

9/37

Control and specifier Extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

Mul	0	Pred	PL	Sxt	Syt	Rnd	S*	S*	S*	0	SA	DAabs	0	0	Lt	Add/Sub min/max				
															Gx					
Add	0	Pred	PL	Sxt	Syt	Lt	Sub-ext			0	SA	DAabs	0	0	+/-	+/-	+/-	X		
															X	V/S	Rnd	Fp		
															tr-ctl	Gx	Fp			
Ext	0	Pred	PL	Sxt	Syt	tr-ctl	Gx	Sub-ext		0	SA	DAabs	0	0	Lt	Fp				
															Rnd	V/S				

0	Pred	PL	Sxt		Pctl1		0	ereg	Pctl	0	0
---	------	----	-----	--	-------	--	---	------	------	---	---

Type/offset/permute extensions

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Pred	PL	x	Type: SX	Type: SX	0	SA	DA	x	0	1	
0	Pred	PL	Psx	Permute: SX	Permute: SY	0	SA	DA	Psy	1	0	
0	Pred	I/R	I/R	prX	Offset: SX	Offset: SY	0	SA	DA	prY	1	1

Type override
permute override
Offset override

Shadow DSP

19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
----	----	----	----	----	----	----	----	----	----	---	---	---	---	---	---	---	---	---	---

0	Op	PL	op	ereg		ereg		1	SA	DA	Sub-op
---	----	----	----	------	--	------	--	---	----	----	--------

Fig. 6E(2)

10/37

Control Instructions

	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
add.sub	L	Pred	0	0	0		RX				RY				RZ			+/-	0	
max.min	L	Pred	0	0	0		RX				RY				RZ			X/N	1	
Shift	L	Pred	0	0	1		RX				UI4				RZ			UI1	R/L	
Logic	L	Pred	0	1	0		RX				RY				RZ			&	&I	
Mux	L	Pred	0	1	1		RX				RY				RZ			Pd	0	
mov	L	Pred	0	1	1		Rx				DZ				Rxt	Dzt	0	0	0	1
addi	L	Pred	0	1	1		SI4				DZ				x	x	1	0	0	1
mov2erg	L	Pred	0	1	1		RX				unit	ereg			gd	type	1	0	1	
Ldm	L	Pred	0	1	1		RX				Dz1				Dz2			1	1	
Set4bits	L	Pred	1	0	0		UI4:POS				RY				Rzt	UI4			0	
Set2bits	L	Pred	1	0	0		UI4:POS				RY				Rzt	UI2	0	0	0	1
Setbit	L	Pred	1	0	0		UI4:POS				RY				Rzt	UI1	UI1	1	0	0
Movl	L	Pred	1	0	0						SI8				RZ			1	1	
Jmp	L	Pred	1	0	1						SI9				0	Pred	0	0		
Call	L	Pred	1	0	1						SI9				1	Pred	0	0		
Loop	L	Pred	1	0	1		UI5: Lcount				UI5: Lsize				UI2:Lst	0	1			
Jmpi	L	Pred	1	0	1		RX				x	x	x	x	x	0	Pred	1	0	
Calli	L	Pred	1	0	1		RX				x	x	x	x	x	1	Pred	1	0	
Loopi	L	Pred	1	0	1		RX				x		UI5: Lsize		UI2:Lst	1	1			
Test	L	Pred	1	1	0		RX				RY				PZ	=,<,>	0			
Testbit	L	Pred	1	1	0		RX				UI5				PZ	B	0	1		
Andp.orp	L	Pred	1	1	0		Pa				Pb				PZ	&I	1	1		
Load	L	Pred	1	1	1		MX				RZ				Ext	0	0	0		
Store	L	Pred	1	1	1		MZ				RY				Ext	1	0	0		
eLoad	L	Pred	1	1	1		MX				RZ				1	1	1	0	0	0
eStore	L	Pred	1	1	1		MZ				RY				1	1	1	1	0	0
Extended	L	Pred	1	1	1						Blts 27:16						1	0		
Logic2	L	Pred	1	1	1		RX				RY/RZ				Rxt	Ryt	&I,&I,I,I	0	1	
mov-erg	L	Pred	1	1	1		unit	ereg			RZ				gd	Sft	0	1	1	
Crb	L	Pred	1	1	1		RX				RZ				s/m	0	0	1	1	1
Parity	L	Pred	1	1	1		RX				PZ	O/E			0	1	0	1	1	1
Stm	L	Pred	1	1	1		MZ				RY				1	1	0	1	1	1
Abs	L	Pred	1	1	1		RX				RZ				0	0	1	1	1	1
Neg	L	Pred	1	1	1		RX				RZ				0	1	1	1	1	1
Div-step	L	Pred	1	1	1		RX				RZ				1	0	1	1	1	1
Test & Set	L	Pred	1	1	1		RX				PZ	0			1	1	1	1	1	1
Return	L	Pred	1	1	1		Pred	I-ctl	0	1	0	1	1	1	1	1	1	1	1	
Zero-ac	L	Pred	1	1	1		ac#		1	1	0	1	1	1	1	1	1	1	1	
eSync	L	Pred	1	1	1		RZ		0	1	1	1	1	1	1	1	1	1	1	
Swi	L	Pred	1	1	1		UI3	0	1	1	1	1	1	1	1	1	1	1	1	
Nop	L	Pred	1	1	1		UI3	1	1	1	1	1	1	1	1	1	1	1	1	

Fig. 6F

<Bit1,
Bits9-6>
==UI5
(Shift
Amount)

<Bit3,
Bits13-10>
==UI5:
POS

11/37

Extended Control

Bits 13:2 of upper half 39:20)																
	13	12	11	10	9	8	7	6	5	4	3	2	19	18	17	16
Insert/EXTRACT	RX		RZ		0	0	0	0	0	0	x	x	0			

Inserti	UI4: length	RZ	0	0	0	1	0	x	x	0						
Shift	RX	RZ	0	0	0	0	0	0	rxh	rxi	0					

Rotate	RX	RZ	0	0	0	0	0	x	x	0						
--------	----	----	---	---	---	---	---	---	---	---	--	--	--	--	--	--

jmp. call	u17	J/C	0	0	1	0	0	Pred	0							
dloop	U14: outer LC	U14: outer LC	0	0	1	1	0	x	exit	0						
dloopi	RX	RY	0	0	1	1	0	x	exit	0						
mult	RX	RY	0	1	0	0	0	x	x	0						
add/sub	RX	RY	0	1	0	0	0	x	x	0						

logicp	PX	D	PZ	0	1	0	0	0	x	x	0					
Testi	RX	D	PZ	0	1	0	1	0	=,>,<	0						
Movi	H/L	Fill	RZ	0	1	1	0	0	x	x	0					
loadi	Type	RZ	0	1	1	1	0	x	x	0						
storei	Type	RZ	0	1	1	1	0	x	x	0						
loadt	RX	RZ	0	1	1	1	0	x	x	0						
storet	MZ	RX	0	1	1	1	0	x	x	0						
Add/subi	RX	RZ	1	0	+/-	0	0	LI	s/u	0						
mini.maxi	RX	RZ	1	0	X/N	1	0	x	x	0						
andi, ori	RX	RZ	1	1	&I	H/L	0	x	x	0						

Fig. 6G(1)

12/37

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rxt	Rzt	I/E	R/I	R/I		Offset: UI5				Length: UI5					0
					x	RY				RV		x			
Rzt		UI5: Position					Imm10								
rzh	rzl	D	U/S	1		Shift: UI5		A/L	Lt	R/L	0	Fill	1		
				0	ryh	RY									
x	x	x	x	1		Shift: UI15		1	1	R/L	1	x	1		
				0	ryh	RY									
x						UI15									
UI1		UI4: outer L size			UI4: Inner L size		U12: 0-Ls	UI4 ; Inner L start			0				
x		UI4: outer L size			UI4: Inner L size		U12: 0-Ls	UI4 ; Inner L start			1				
0	rxh	rnd	ryh	+/-	=/+	RZ		I/f	rzh	rzl	s/u	s/u	0		
0	rxh	rx1	ryh	ryl	+/-	RZ		Lt	rzh	rzl	x	x	1		

Fill: Sign/Zero

BIT 15 is
 Continuation
 of Inner LC

1	T/F	T/F	T/F	&I	&I	PY		PV		x	1				
Imm 16															
Imm 16															
Imm 14															
Imm 14															
1	Rzt	0	Type					S10							
1	Rzt	1	Type					S10							
Imm 16															
Imm 16															
Imm 16															

andp,
 orp, andorp,
 orandp:
 pz =
 (px relop py)
 relop pv)

Fig. 6G(2)

13/37

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	
Group	Pred																								
140-bit																									
220-ser																									
220-par																									
res.																									

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	
Group	Pred																								
0 0	NOP																								
0 1	Acc																								
1 0	Exl																								
1 1	Mac																								

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	
Group	Pred																								
0 0	NOP																								
0 1	Acc																								
1 0	Exl																								
1 1	Mac																								

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	
Group	Pred																								
0 0	NOP																								
0 1	Acc																								
1 0	Exl																								
1 1	Mac																								

LOGIC:

Fig. 6H(1)

14/37

Fig. 6H(2)

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PL	PS	Subop		Control										

PL	PS	Rnd	S'	DA	V/S	L1	S'	S'	S'					
PL	PS	Rnd	S'	DA	V/S	L1	+/-	S'		ereg				
PL	PS	Gx	S+	Rnd	SA	DA	V/S	L1	=/+	S'	NX	ereg		
PL	PS	ereg	Rnd	SA	DA	V/S	L1	=/-	S'	S'	SA	=/+	L1	

MUL-NOP
MUL-ADD
MUL-EXT
MUL-MUL

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DZ		Control												

Rnd	Abs	Lm	V/S	+/-	+/-	+/-	+/-							
+/-	Abs	Lm	V/S	ereg										
+/-	Abs	Lm	V/S	NX	Gx	ereg								
md	L1	S'	S+	DA	SA	=/+	+/-	Abs	Lm	V/S	ereg			

ARITH:

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DZ		Control												

NX	Abs	Gx	V/S											
NX	Abs	Gx	V/S	+/-	Lm	ereg								
NX	Abs	Gx	V/S	NX	Gx	ereg								
md	L1	S'	S+	DA	SA	=/+	NX	Abs	Gx	V/S	ereg			

EXT:

14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DZ		Control												

LOGIC:

15/37

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group	Pred	opcode				SX												DZ						
Group	Pred	opcode				SX												DZ						
Group	Pred	Imm2	opcode			DZ												Imm14						

Immediate:

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group	op	DZ																Imm32						
Group	opcode		SX															Subop						

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group	Pred	opcode			SX													SY						
Group	Pred	opcode			DZ																			

Test:

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group	Pred	opcode				SX												SY						
Group	Pred	opcode			DZ																			

Branch:

39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15
Group	Pred	opcode																						
Group	Pred	opcode			DZ																			

Misc:

Fig. 6H(3)

16/37

17/37

7-bit specifier: Parallel Store. Parallel Load in DSP Instructions

6	5	4	3	2	1	0
<i>M/R</i>						

0	0	SPR: s0-s15	Mem(ptr) ptr += ldr	Always postupdate
0	1	reserved	Mem(ptr + ldr)	ptr: p14, p15
0	1	ac-names		Always preupdate

0	1	gpr:r0-r15		
1	0	ptr : (r0) to (r15)	off	
1	1	onset:U14	ptr	

6-bit specifier: DSP Instructions

5	4	3	2	1	0
<i>M/R</i>					

0	0	ac-names		
0	1	gpr: r0-r15		
1	ptr: r(0) to r(15)	off	Always postupdate	

5-bit specifier: RISC Instructions

4	3	2	1	0
<i>M/R</i>				

0	spr: s0-s15	RISC Instructions
1	gpr: r0-r15	20-bit DSP Instructions

4-bit specifier:

3	2	1	0
ptr	gpr: r0-r15	20-bit Shadow DSP Instructions	

20-bit Shadow DSP Instructions

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
type	permute CB[Idx1:U13][0-7] xh0: S15 (-16 to 15) plr																														

Fig. 6i(1)

18/37

ac-names:

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

SPR:

AO	(use type, SIMD)	gpr-type
A1		ereg-type
T		fu · ctl
TR		pls- ctf
A00	(unit 0)	cb - ctl
AI0		loop - ctl
T0		per
TRO		status
Sx1		
Sx1s		
Sx2		
Sx2s		
Sy1		
Sy1s		
Sy2		
Sy2s		


ereg-names

3	2	1	0
0	0	0	0
0	0	0	1
0	0	1	0
0	0	1	1
0	1	0	0
0	1	0	1
0	1	1	0
0	1	1	1
1	0	0	0
1	0	0	1
1	0	1	0
1	0	1	1
1	1	0	0
1	1	0	1
1	1	1	0
1	1	1	1

Fig. 6i(2)

19/37

Fig. 7



20/37




Fig. 8
 (Prior Art)




Fig. 9
 (Prior Art)

21/37

System Overview Gateway A




Fig.10(1)

22/37

System Overview Gateway B




Fig.10(2)

23/37




Fig. 11A

24/37




Fig. 11B

25/37

Exemplary Filter Coefficients
for Goertze Filter

frequency	$\cos(2 * \pi * f1 / fs)$	frequency index
350	31536	0
400	31163	1
425	30958	2
440	30829	3
480	30465	4
540	29863	5
600	29195	6
620	28958	7
660	28462	8
697	27978	9
700	27938	10
770	26955	11
780	26808	12
852	25700	13
900	24916	14
941	24218	15
1020	22802	16
1100	21280	17
1140	20487	18
1209	19072	19
1300	17120	20
1336	16324	21
1380	15332	22
1477	13084	23
1500	12539	24
1620	9634	25
1633	9314	26
1700	1649	27
1740	6644	28
1860	3595	29
1980	514	30
2040	-1029	31
2100	-2570	32
2280	-7147	33
2400	-10125	34
2600	-14875	35
3825	-32457	36

Exemplary Call Progress Tones		
Frequency1	Frequency2	Call Progress Tone
350	440	ANSI T1.401 dial tone
425	0	Q.35 Dial Tone
440	480	ANSI T1.401 audible ringing
480	620	ANSI T1.401 line busy tone
480	620	ANSI T1.401 Recorder
400	0	Audible ringing
440	0	Dial Tone
440	0	ANSI T1.401 Fast Busy Tone
440	0	Busy Tone

Fig. 11D

Fig. 11C

26/37




Fig. 11E

27/37




Fig. 11F

28/37






Fig. 11G

29/37




Fig. 11H

30/37




Fig.12

31/37




Fig. 13

32/37




Fig. 14

33/37




Fig.15(1)

34/37




Fig.15(2)

35/37

210




Fig. 16

36/37




Fig. 17

37/37




Fig. 18